ABSTRACT OF THE DISCLOSURE

A first processor executes a transaction targeting a pre-determined address, wherein the transaction is detected by a wait unit that asserts a wait signal to cause the first processor to enter a wait mode. The wait signal is de-asserted when the wait unit receives a signal from another processor or when a system interrupt occurs.